Graphene-silicon (GS) Schottky junctions have been demonstrated as an efficient architecture for photodetection. However, the response speed of such devices for free space light detection has so far been limited to 10's-100's of kHz for wavelength λ > 500nm. Here, we demonstrate graphenesilicon Schottky junction photodetectors fabricated on a silicon-on-insulator substrate (SOI) with response speeds approaching 1GHz, attributed to the reduction of the photo-active silicon layer thickness to 10µm and with it a suppression of speed-limiting diffusion currents. Graphene-siliconon-insulator photodetectors (GSOI-PDs) exhibit a negligible influence of wavelength on response speed and only a modest compromise in responsivities compared to GS junctions fabricated on bulk silicon. Noise-equivalent-power (NEP) and specific detectivity (D * ) of GSOI photodetectors are 14.5pW and 7.83×10 10 cm Hz 1/2 W −1 , respectively, in ambient conditions. We further demonstrate that combining GSOI-PDs with micro-optical elements formed by modifying the surface topography enables engineering of the spectral and angular response.
Graphene is an appealing material to realize ultrafast and broadband photodetectors (PDs) due to its versatile electronic and optical properties such as high carrier mobility [1] , ultrafast carrier dynamics [2] and broadband optical absorption [3, 4] . However, graphene's low optical absorption of ∼2.3% and small photo-active area of devices are a bottleneck for photodetectors solely based on graphene. Photoresponsivities of graphenebased photodetectors based on metal-graphene-metal architectures (MGM) are typically below 10mAW −1 for visible (VIS) and near-infrared (NIR) wavelengths [5] [6] [7] and the photoactive area is restricted to the periphery (∼100-200nm) of the graphene contact [8, 9] . Various strategies have been exploited to enhance light absorption in graphene, e.g. by integrating graphene into optical microcavities [10, 11] or combining graphene with plasmonic nanostructures [12, 13] . More recently, graphene-silicon (GS) Schottky junction photodiodes have been demonstrated as an efficient platform for photodetection [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] [29] [30] [31] [32] and photovoltaic [33] [34] [35] [36] [37] [38] applications.
The co-integration of graphene with silicon technology allows the realization of a hybrid platform that is suitable for large scale fabrication due to the possible integration of graphene into back end-ofline (BEOL) complementary metal-oxide-semiconductor (CMOS) processing [39, 40] .
GS Schottky PDs exhibit a dual operating regime where both graphene and silicon act as active light absorbing materials for different wavelength ranges [25] . Devices can show high responsivities on the order of hundreds of mA/W, comparable to commercial silicon photodiodes for wavelength ranges with photon energies above the silicon bandgap (λ < 1.1µm) which is facilitated by the high optical transmittance of graphene (∼97.3%). Detection of light with energies below the silicon band gap is enabled by the broadband absorption of graphene [3] and responsivities reduce to a few mAW −1 or less for λ > 1.1µm [31] . One important advantage of GS devices is their large photoactive area due to the vertical nature of the graphene-silicon junction as opposed to the lateral junction as in MGM photodetectors.
To date, the performance of GS PDs in terms of response speed remains far below that of MGM and commercial silicon photodetectors which exhibit cut-off frequencies (f c ) on the order of GHz for free space light detection [41, 42] . Conversely, GS PDs demonstrated response speeds of 10's-100's of kHz for wavelengths λ > 500nm [16, 17, 20, 22, 27, 30, 31] . This limitation can be attributed to speed-limiting diffusion currents due to photo-generated carriers deep within the silicon substrate of typically employed thicknesses (∼ 500µm). A solution to improve the response speed of GS devices is replacing commonly employed bulk silicon with a silicon-oninsulator (SOI) substrate. SOI, a thin silicon layer on top of a buried silicon oxide layer (BOX), is frequently used to implement CMOS electronics because of many advantages compared to their bulk silicon counterparts; SOI allows full dielectric isolation between neighboring devices, reduced leakage currents and reduced capacitive coupling, full depletion of the active silicon layer and 3-dimensional device architectures [43] which makes SOI suitable for high speed and low power applications. SOI substrates additionally provide processing advantages since the BOX acts as a well-defined etch-stop and substrates can further be employed for micro-electromechanical-systems (MEMS) [44] .
SOI wafers with a 10µm thick, lightly-doped (1-10 Ωcm) n-type silicon device layer (100) were employed to fabricate two sets of devices, a planar GSOI Schottky diode (GSOI-planar) and GSOI Schottky diode with a grating surface topography (GSOI-grating). The architecture of both device types is shown in Fig.1 . For the GSOI-planar device, graphene is transferred onto the flat (100) oriented silicon surface. For the GSOI-grating device, graphene is transferred onto an array of selfterminated V-grooves formed by anisotropic wet etching of silicon in KOH solution, exposing both the (100)and (111) silicon surfaces with an angle of 54.7
• between them [45] . To pattern the silicon surface of the GSOIgrating device, 100nm of SiN x were deposited on the silicon surface by inductively coupled plasma enhanced chemical vapor deposition (ICP-PECVD, Oxford Instruments). A grating structure consisting of an array of trenches (∼5.5µm wide) is patterned in the SiN x layer employing optical lithography and subsequent dry etching (reactive ion etching). This grating structure formed in the SiN x layer then serves as a hard mask for the anisotropic etching of silicon along the grating trenches carried out in 30wt% KOH solution at 80
• C. As a result, 3µm deep (111)-self-terminated V-grooves are etched into the silicon surface. The substrate is then dipped in acetic acid to remove the KOH residues and the SiN x mask is completely removed by dry etching.
After the substrate fabrication for the GSOI-grating device, the device fabrication process is identical for both the GSOI-planar and GSOI-grating devices. The previously fabricated grating substrate and un-processed substrate (planar) are both coated with a 100nm thick silicon-dioxide (SiO 2 ) layer by ICP-PECVD (Oxford Instruments). Subsequently, two areas are opened in the SiO 2 layer for the formation of the GSOI junction and the metal-silicon contact. These areas are defined by optical lithography and the oxide layer in these areas is removed by wet etching in a buffer-oxide-etch (BOE) solution. In the case of the GSOI-grating device, the GSOI junction area corresponds to the previously patterned region. Right after the BOE of the oxide, contacts to the top silicon layer are fabricate by an additional lithography step followed by thermal evaporation of Au/Cr/Al (50nm/3nm/50nm) and lift-off. Aluminum is chosen as the metal contact to the silicon substrate as it forms an ohmic contact to silicon due to its low work function [46] . The additional layers of Au/Cr on top of Al serve as protective layers for Al during subsequent BOE etching processes.
Commercially sourced graphene grown by chemical vapour deposition (CVD) on copper foil is spin coated with a 200nm thick poly-methyl-methacrylate (PMMA, 950K A4) layer before being etched in ammonium persulfate solution to remove the copper foil. The PMMA/graphene membrane is rinsed in de-ionised (DI) water twice before the final transfer to remove etchant and copper residues. The substrates are dipped in BOE for five seconds to remove any native oxide layer formed on the silicon area for the graphene-silicon junction window, before the wet transfer of CVD graphene. The substrates with the PMMA/graphene membrane are baked at 140
• C for 5 minutes to enhance graphene adhesion to the substrate before removing the PMMA layer in an acetone bath. The shape of graphene is defined by optical lithography and subsequent O 2 /Ar plasma etching (60s at 8W, Moorfield NanoETCH). A further optical lithography step is used to define the electrical contact to graphene and Au/Cr (50nm/3nm) are evaporated as contact metals with a following lift off step. Optical images of the finalized devices are shown in Fig. 1c,d ). The quality of graphene on top of SiO 2 and on top of the silicon window is examined by Raman spectroscopy under 532nm laser excitation after completion of the device fabrication. Obtained Raman spectra (ESI) show a negligible D peak and a single Lorentzian 2D peak with a full width at half maximum (FWHM) below 35cm −1 , confirming the successful transfer of monolayer CVD-grown graphene.
The current density-voltage (J-V) characteristics of both the GSOI-planar and GSOI-grating devices are shown in Fig.2 . Devices were tested under dark conditions, at room temperature and in ambient atmosphere. Both device types exhibit a rectifying behavior with current on-to off-ratios (I on /I off , at ±2V ), exceeding 10 5 and 10
2 for the GSOI-planar and the GSOI-grating device, respectively. It is noteable that the GSOI-grating device exhibits an increased dark current density under reverse bias compared to the GSOI-planar device. The exact reason for this is unknown so far but we suspect that both the inhomogenous doping profile of graphene due to the patterned substrate as well as the differences in silicon surfaces in contact with graphene, (100) vs (111), will play a role. The J-V characteristic of an ideal diode can be described by the Shockley equation [42] which allows the extraction of the ideality factor (n) and series resistance (R s )
Here, A is the Schottky diode contact area, A * is the effective Richardson constant (112 A −2 K −2 ) for n-type silicon) and φ B is the Schottky barrier height (SBH) for a given voltage (V), k B is the Boltzmann constant, q the electron charge, and T is the temperature in Kelvin. The values of n and R s obtained through fitting eq.1 to the experimental data are 2.03 and 1.7kΩ for the SOI-planar device, respectively, and 5.23 and 1.21kΩ for the SOIgrating device, respectively. We intentionally employ a fit of eq.1 over the whole bias voltage range despite deviations of the experimental data from ideal diode characteristics. This avoids vastly different results for n and R s depending on which voltage region the experimental data has been fitted to. It further allows a fair compari- son with other devices since it prevents choosing a sweet spot in the J-V characteristics to optimize n and R s . The extraction method is described in detail in [47] . Subsequently, J-V measurements of both device types have been carried out under optical excitation at different wavelengths and varying optical powers. Fig.3a) shows the J-V characteristics of the GSOI-planar device under illumination with λ = 635nm laser light at optical powers varying from P = 2nW..0.5mW (device area 4×4mm
2 ) . As expected for a well-behaved photodiode, the forward current remains unchanged under illumination, however, the reverse current increases with increasing incident light powers due to generated photocurrents at the junction [31] . The time dependent measurement of the current of the GSOI-planar device under intermittent illumination at a reverse bias of V b = 2V (Fig.3b) ) shows that light powers as low as 500pW, corresponding to an intensity of ∼ 3nW/cm 2 , can be clearly detected. It demonstrates the high sensitivity of the GSOIplanar device due to the low dark current of ∼ 4nA (∼ 25nA/cm 2 ). Fig.3c ) shows transient measurements conducted with different laser wavelengths at constant power (P = 1µW) when the device is operated at V b = 2V reverse bias. The responsivity of the device is 0.23A/W, 0.26A/W and 0.029A/W for 520, 635 and 980nm laser light, respectively. Fig.3d ) demonstrates the bias voltage dependence of the photoresponse of the GSOI-planar device under λ = 635nm laser light illumination. Higher reverse biases increase the depletion width of the Schottky junction and increase the electric field in the deple-tion region which facilitates separation of photogenerated carries [31, 42] . Sensitivity is an important metric that represents the performance of a photodetector by quantifying the ultimate capability to detect weakest signals. Achieving high sensitivity requires both large responsivity R and low noise. Noise-equivalent-power (NEP) and specific detectivity (D * ) quantify the detection limit of a photodetector and are defined as [48] 
where NEP is the incident optical power that results in a signal-to-noise ratio (SNR) of one, R is the responsivity of the device at a given wavelength and bias conditions, A d is the photoactive device area and ∆f is the electrical bandwidth. The NEP is determined by the ratio of the root-mean-square (RMS) noise and responsivity R of the photodetector at a given wavelength. To extract NEP and D * , the time-dependent response of the GSOIplanar device has been recorded with 8 Hz sampling rate at bias voltages of V b = 0 and 2V, respectively, under optical excitation at a wavelength of λ = 520nm, chopped at 0.5s intervals. Fig.4a) shows the IV characteristics of the GSOI-planar device in the dark and under periodic optical excitation with decreasing optical power at a bias voltage of V b = 0V. The RMS noise is extracted from the measurement in the dark, equating to 2.89pA. NEP and D * of the GSOI-planar device are calculated to be 14.5pW and 7.83×10 10 cm Hz 1/2 W −1 , respectively. Under an applied reverse bias of V b = 2V, shown in Fig.4b) 10 cm Hz 1/2 W −1 , respectively. As such, a reduction of the photoactive silicon thickness from 500µm (bulk) to 10µm (SOI) leads to a ∼10 times improved NEP for the GSOI-planar device due to reduced noise. We anticipate that a passivation/encapsulation of the graphene surface will improve the sensitivity of GSOI photodetectors further. Passivation will prevent the adsorption of e.g. H 2 O and O 2 from the ambient environment onto graphene and reduce electronic noise [49] . Additional sensitivity enhancement can be achieved through engineering of the graphene-silicon interface to further reduce dark currents [22, 31] . The high-speed optical response of both devices has been evaluated for wavelengths ranging from the near UV to NIR employing a picosecond white light laser source (Fianium, pulse duration τ pulse < 80ps at all wavelengths) and optical bandpass filters (FWHM ≤ 10nm). The electrical response was recorded using a transimpedance preamplifier (Phillips Scientific 6954) and an oscilloscope (WaveJet 354-A) while the devices were operated under zero bias conditions (V b = 0V). The current response I of the devices to the picosecond light pulses is shown in Figs.5)a,b) and has been fitted with a biexponential function
with I max the peak response, τ r and τ f the rise-and fall-times and t 0 the time-offset at which the photoresponse occurs. The rise-and fall-times of the GSOIgrating device are τ r < 4ns and τ f ∼ 10-15ns for all tested wavelengths (λ = 420-900nm) and are moreover almost constant for all wavelengths. The GSOI-planar device exhibits slightly increased rise-and fall-times in the orders of τ r ∼ 10ns and τ f ∼ 20-70ns, attributed to the larger average thickness of the active silicon layer of the GSOI-planar device compared to the GSOI-grating device with a patterned surface. Note that fall-times can be further decreased upon application of a bias voltage V b to facilitate extracting charge carriers out of the device; due to restrictions in our characterization setup this is not possible in present experiments. The temporal response of a photodiode to an instant injection of excess carriers upon photon absorption depends mainly on three independent components which can be expressed [50] by
with τ r the overall 10% to 90% response time of the photodiode, τ RC the resistor-capacitor (RC) time constant of the photodiode, τ dr the electric-field driven drift time of the carriers in the depletion region and τ diff the diffusion time of carriers in the non-depleted region of the substrate. The wavelength dependent optical absorption coefficient of silicon determines the penetration depth of incident light into the silicon substrate according to Beer-Lambert law [42] . Generally, light of shorter wavelengths has a shallow penetration depth while light of longer wavelengths can penetrate much deeper into the bulk of the silicon substrate. In other words, incident short wavelength light optically excites charge carriers in the silicon close to the substrate surface while long wavelength creates charge carriers deep within the silicon substrate. Considering a depletion region length L D of the Schottky junction for employed low doped silicon on the order of 1-2 µm [31] , this implies complete absorption of short wavelength light (e.g. λ = 450nm) within the depletion region while only ∼50% and ∼15% of light of λ = 550nm and λ = 700nm wavelengths, respectively, are absorbed within the depletion region. The light absorbed deeper within the silicon substrate, outside the depletion region length of the Schottky junction, thus creates charge carriers that contribute to the photoresponse by a diffusion process. The transit time for charge carriers within the depletion region for zero external bias condition depends on the depletion region length L D and the electric field E due to the built in potential V bi of the Schottky junction and can be estimated by τ dr = 14 cm −3 , the diffusion length L p is calculated as L p = D p τ p = 480 µm which is comparable to the thickness of a standard silicon substrate.
In a straight forward manner, the necessary time τ diff for a hole to diffuse 10µm and 480µm, representative of employed SOI wafers and typically employed bulk silicon wafers with identical doping concentration of N d ∼3.5×10 14 cm −3 , can be calculated as ∼42ns and ∼98µs, respectively. As such we argue that the decrease of the active optical silicon layer thickness to 10µm in our devices based on SOI material and with it a reduction of speed limiting diffusion currents is the major reason for an increase of the operating speed of both the GSOIplanar and GSOI-grating device by more than two orders of magnitude compared to GS devices based on bulk silicon.
The argument of diffusion currents being the speed limiting component is further supported by comparing the 3-dB cut-off frequency (f c ) of our GSOI devices fabricated on SOI substrate with GS junction diodes fabricated on bulk silicon substrates in the literature, including our previous report (Fig.6) [31] . The corresponding cut-off frequencies of the GSOI-grating, GSOI-planar and reference devices are determined from the measured and reported rise times τ r as f c = 0.34/τ r [51] . Fig.6 shows the cut-off frequency (f c ) vs photoactive device area for various wavelengths of our own devices and devices reported in the literature. It can be seen that despite an active area of our devices comparable to or greater than devices fabricated on bulk silicon, our devices fabricated on SOI substrate exhibit an increase in cut-off frequency of several orders of magnitude. It further demonstrates that the increase in cut-off frequency f c of our devices cannot be attributed to a simple decrease of the RC-time constant due to down scaling contact and junction areas. To the best of our knowledge, our graphene-silicon Schottky photodetectors on SOI substrate are the fastest to date for free space light detection, especially in the VIS and NIR wavelength range λ > 500nm. The spectral response of the photodetectors on SOI substrate in comparison with a device fabricated on 500µm thick bulk n-type silicon with identical doping level is shown in Fig.7a ). All three device types show similar responsivities for shorter wavelengths λ < 450nm since incident light in this wavelength range is totally absorbed within the first top 10µm of silicon. Light of longer wavelengths λ > 450nm can penetrate deeper into the silicon substrate due to the reduced absorption coefficient. For longer wavelengths, only part of the incident light is absorbed within the active top silicon layer of the SOI substrate and the remaining light power is transmitted into the BOX and silicon handle wafer where it does not contribute to the photoresponse. This is manifested in Fig.7a ) as a reduced responsivity of the GSOI devices compared to GS devices fabricated on bulk silicon for longer wavelength light λ > 900nm. It is further noticeable that the spectral response of the GSOI-grating device is almost flat in the wavelength range ∼ 400-800nm compared to both the GSOI-planar and bulk silicon device, easier recognizable in the plot of the spectral dependence of the responsivities for each device type normalized to their respective peak responsivities (Fig.7b) ). This flat spectral photoresponse of the GS-grating device can be attribute to the surface topography of the device. The V-grooves form micro-optical elements that allow direct transmission of incident light into the silicon substrate but also reflect light that is unused in planar devices back into the substrate [52] [53] [54] . Fig.7c,d) show the simulated electromagnetic power loss for a unit cell of the grating and planar device, respectively, for normal incident light (p-polarized) at a wavelength of λ = 980nm (ESI). The blue arrows are indicate the transmitted and reflected light paths. Light incident on the GSOI-grating device with 54.7
• sloped facets will be partially transmitted into the silicon substrate after undergoing refraction. However, the reflected light component is directed towards the opposite facet and also partially absorbed by the substrate. Additionally, the active silicon layer of the SOI substrate of both the GSOI-grating and the GSOI-planar device forms an optical cavity where multiple reflections between the topmost air-silicon, silicon-BOX and BOX-handle silicon interfaces lead to optical interference effects. This is clearly visible in the zoom-in on the electromagnetic losses in the GSOI-planar device (Fig.7d) ). The surface topography of the GSOI-grating device leads to greater electromagnetic power losses (absorption) within the active silicon layer compared to the GSOI-planar device and allows tailoring the spectral response of GS photodetectors. However, we note that optical absorption on its own does not fully describe the electrical responsivity. Optically excited charge carriers contribute to the photocurrent via diffusion and drift processes subject to electric fields in the formed junction which can be particularly complex, especially for the grating device.
Devices fabricated on SOI substrate are further sensitive to the angle of incident light. Fig.7e) shows a measurement of the angular dependence of the responsivity for the GSOI-planar and GSOI-grating device, respectively, for p-polarized light of λ = 980nm wavelength. The GSOI-planar device, in which all interfaces between different materials are parallel, exhibits a strong angular dependence. Constructive and destructive interference effects due to multiple reflections within the optical cavities formed by the active silicon layer and the BOX result in an oscillating behavior of the responsivity. The GSOIgrating device, however, does not show this oscillatory behavior but instead exhibits a smoother angular dependence and an increased responsivity at higher incident angles due the surface topography of the device. The micro-optical elements formed by the slanted facets allow more efficient coupling of incident light into the silicon substrate at higher incident angles. Furthermore, parallel air-top silicon and top silicon-BOX interfaces that would result in well defined interference effects are strongly reduced in the GSOI-grating device. Light entering the top silicon through the slanted surfaces can be incident on the top silicon-BOX interface above the critical angle of ∼ 25
• which results in total internal reflection (TIR) of the light rays at this interface.
In conclusion, we have demonstrated that graphenesilicon Schottky photodetectors fabricated on an SOI substrate exhibit a significant improvement in operating speeds compared to their bulk silicon counterparts, approaching cut-off frequencies of f c ∼ 1GHz. The speed improvement can be attributed to a suppression of speed limiting diffusion currents due to the reduced thickness of the photoactive silicon layer. We anticipate that down scaling of the junction area to decrease the RC-time constant can further improve operating speeds. Ultimately, the thickness of the silicon substrate determines the trade off between responsivity and speed for GSOI-PDs. We demonstrated that an active silicon layer thickness of 10µm significantly improves the speed of the GSOI device with only a modest decrease in the responsivity. The integration of micro-optical elements through surface patterning allows control of the spectral responsivity and angular dependence of GSOI devices. These micro-optical elements might further pave the way towards GSOI photodetectors operating in a total internal reflection (TIR) architecture, particularly for wavelengths beyond λ > 1.1µm for which silicon is fully optical transparent and absorption is taking place in the graphene only.
